



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/791,934	03/03/2004	Ronald P. Cocchi	PD-203002A	4142
20991 7590 07/10/2008 THE DIRECTV GROUP, INC. PATENT DOCKET ADMINISTRATION CA / LA1 / A109 2230 E. IMPERIAL HIGHWAY EL SEGUNDO, CA 90245				
EXAMINER ZEE, EDWARD				
ART UNIT 2135		PAPER NUMBER		
MAIL DATE 07/10/2008		DELIVERY MODE PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/791,934

**Applicant(s)**

COCCHI ET AL.

**Examiner**

EDWARD ZEE

**Art Unit**

2135

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 12 March 2008.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-5, 11-19 and 21-27 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-5, 11-19 and 21-27 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB-08)  
Paper No(s)/Mail Date 12/18/07.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application.
- 6) ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

1. This is in response to the amendments filed on March 12<sup>th</sup>, 2008. Claims 1, 4, 5, 11-13, 15, 19 and 25 have been amended; Claims 6-10 and 20 have been cancelled; Claim 27 has been added; Claims 1-5, 11-19 and 21-27 are pending and have been considered below.

#### ***Claim Objections***

2. The amendments filed on March 12<sup>th</sup>, 2008 have been considered and effectively overcome the previous claim objections, thus have been withdrawn.
3. Claim 26 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. The Examiner notes that the features of Claim 26 appear to be claimed in newly amended parent claim, Claim 25.

#### ***Claim Rejections - 35 USC § 112***

4. The amendments filed on March 12<sup>th</sup>, 2008 have been considered and effectively overcome the previous claim rejections, thus the rejections to Claims 12 and 13 have been withdrawn.
5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
7. Claim 1 recites the limitation "the functional allocation" in line 12. There is insufficient antecedent basis for this limitation in the claim.

***Claim Rejections - 35 USC § 103***

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 1, 2, 4, 5, 11, 12, 15, 16, 19 and 22-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schier (6,907,123) in view of Wasilewski et al. (2002/0094084).

**Claim 1:** Schier discloses a conditional access module, for controlling access to a media program via a receiver communicably coupleable to the conditional access module, comprising:

- a. a first processor(*ie. multiple processing units to perform decryption*) [column 4, lines 18-24];
- b. a second processor(*ie. multiple processing units to perform decryption*) [column 4, lines 18-24];
- c. an interface module(*ie. central processing unit*), communicatively coupled to the first processor and the second processor, the interface module for processing all communications with the conditional access module(*ie. device*) and externally manifesting a single virtual processor(*ie.*

*encryption decryption engine may comprise a single processor or multiple processors*) to the receiver;

d. wherein the interface module receives messages from the receiver, interprets the received messages, and generates first processor messages for the first processor and second processor messages for the second processor*(ie. parallel processing of decryption by multiple processors)* [column 4, lines 19-24];

e. and wherein the first processor messages and the second processor messages define a functional allocation between the first processor and the second processor, and wherein the functional allocation is time-varying*(ie. utilizes a timer to calculate when the switch to the next encryption algorithm should be initiated)* [column 7, lines 42-58].

However, Schier does not explicitly disclose that the received messages include encrypted data and the functional allocation is time varied according to the encrypted data.

Nonetheless, Wasilewski et al. discloses a similar invention and further discloses receiving messages including encrypted data*(ie. secure processor performs decryption of control words carried in the ECMs)* [page 13, paragraph 0130].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to further modify the invention disclosed by Schier with the features disclosed by Wasilewski et al. in order to increase robustness and ensure security of the control words, as suggested by Wasilewski et al. [page 11, paragraphs 0114-0115].

**Claim 2:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that the first processor performs a subset of functions to control access to the media program and the second processor performs a second subset of functions to control access to the

media program(*ie. parallel processing of decryption by multiple processors*) [column 4, lines 19-24].

**Claim 4:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that the interface module comprises:

a. a first module for receiving conditional access module messages(*ie. communication interface 24*) [figure 2];

b. and a second module for interpreting the received messages and for generating first processor messages for the first processor and second processor messages for the second processor from the received messages(*ie. cpu 20*) [figure 2].

**Claim 5:** Schier and Wasilewski et al. disclose the apparatus of claim 4, and Schier further discloses that the interface module comprises:

a. a third module(*ie. data storage 26*) for receiving a first set of response messages generated by the first processor and a second set of response messages generated by the second processor [figure 2];

b. and a fourth module(*ie. user interface*) for generating conditional access module response messages using at least a portion of the first set of response messages and at least a portion of the second set of response messages(*ie. when received audio is decrypted, it will be outputted to the user*) [figure 2].

**Claim 11:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that the interface module receives a first set of response messages generated by the first processor and a second set of response messages generated by the second processor and generates conditional access response messages using at least a portion of the first set of

response messages and at least a portion of the second set of response messages(*ie. when received audio is decrypted, it will be outputted to the user*) [figure 2].

**Claim 12:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that wherein the interface processor is a processor(*ie. cpu 20*) [figure 2].

**Claim 15:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Wasilewski et al. further discloses that the first processor and the second processor are communicatively coupled to a shared programming control module, the shared program control module external to the interface module [figure 11 & page 13, paragraph 0130].

**Claim 16:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that the first processor and the second processor each include it's own separate components selected from the group comprising: voltage supply; clock; coprocessor; read only memory; and random access memory(*ie. SRAM, DRAM, etc.*) [column 3, lines 57-67].

**Claims 19, 25 and 26:** Schier discloses a method and apparatus of controlling access to a media program, comprising the steps of:

a. receiving a message in a conditional access module from a receiver, the message comprising encrypted information to be decrypted by operations independently performed by a both a first processor and a second processor in the conditional access module(*ie. multiple processing units to perform decryption of received message, such as encrypted audio data*) [column 4, lines 18-24];

b. generating first processor commands and second processor commands from the message and providing the first processor commands to the first processor and the second

processor commands to the second processor(*ie. parallel processing of decryption commands by multiple processors*) [column 4, lines 19-24];

c. receiving a first processor response from the first processor(*ie. resulting decrypted message after decrypting by multiple processors*) [column 4, lines 19-24];

d. receiving a second processor response from the second processor(*ie. resulting decrypted message after decrypting by multiple processors*) [column 4, lines 19-24];

e. and generating a conditional access message response from at least a portion of the first processor response and the second processor response(*ie. when received audio is decrypted, it will be outputted to the user*) [figure 2].

However, Schier does not explicitly disclose that the media program is encrypted by a control word, the encrypted information is a control word packet, and the conditional access message response is the control word.

Nonetheless, Wasilewski et al. discloses a similar invention and further discloses a media program encrypted by a control word, the encrypted information is a control word packet, and the conditional access message response is the control word [page 11, paragraphs 0114-0115].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to further modify the invention disclosed by Schier with the features disclosed by Wasilewski et al., in order to increase robustness and ensure security of the control words, as suggested by Wasilewski et al. [page 11, paragraphs 0114-0115].

**Claim 22:** Schier and Wasilewski et al. disclose the method of claim 21, and Schier further discloses that the first processor messages and the second processor messages define a functional allocation between the first processor and the second processor and wherein the functional



allocation is time varying(*ie. utilizes a timer to calculate when the switch to the next encryption algorithm should be initiated*) [column 7, lines 42-58].

**Claim 23:** Schier and Wasilewski et al. disclose the method of claim 22, and Schier further discloses that the functional allocation is time varied according to a clock(*ie. timer*) received externally from the conditional access module [column 7, lines 42-58].

**Claim 24:** Schier and Wasilewski et al. disclose the method of claim 22, and Schier further discloses that the received messages include encrypted data and the functional allocation is time varied according to the encrypted data(*ie. utilizes a timer to calculate when the switch to the next encryption algorithm should be initiated*) [column 7, lines 42-58].

**Claim 27:** Schier and Wasilewski et al. disclose the apparatus of claim 15, and Wasilewski et al. further discloses that the shared programming control module is configured to synchronize common data stored in the first processor and the second processor [page 13, paragraph 0130].

**10. Claims 3, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schier (6,907,123) in view of Wasilewski et al. (2002/0094084) and further in view of Gungle et al. (5,912,453).**

**Claim 3:** Schier and Wasilewski et al. disclose the apparatus of claim 1, and Schier further discloses that the multiple processors are communicatively coupled to multiple storage memories(*ie. DRAM, SRAM, etc.*) [column 3, lines 57-67], but does not explicitly disclose that:

- a. the first processor is communicatively coupled to a first processor memory;
- b. the second processor is communicatively coupled to a second processor memory;
- c. and wherein the first processor memory is isolated from the second processor and the second processor memory is isolated from the first processor.

However, Gungl et al. discloses a similar multi-processors decryption apparatus and further discloses that each processor has its own memory which is isolated from the other processors(*ie. processor unit and memory unit are placed on one chip card so that each memory unit isolated from other processors*) [column 3, lines 29-44].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize isolated memory in the apparatus disclosed by Schier in order to ensure the greatest possible security by preventing unauthorized access to the linked memory units as suggested by Gungl et al. [column 3, lines 29-44].

**Claims 17 and 18:** Schier and Wasilewski et al. disclose the apparatus of claim 1, but does not explicitly disclose that the first processor and the second processor include separate logical and physical address ranges.

However, Gungl et al. discloses a similar multi-processors decryption apparatus and further discloses that each processor includes separate logical and physical address ranges(*ie. initial address and end address range*) [column 4, lines 34-59].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize separate memory address ranges in the apparatus disclosed by Schier in order to ensure the greatest possible security by preventing unauthorized access to the linked memory units as suggested by Gungl et al. [column 4, lines 34-59].

**11. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schier (6,907,123) in view of Wasilewski et al. (2002/0094084) and further in view of Thompson (6,163,721).**

**Claim 14:** Schier and Wasilewski et al. disclose the apparatus of claim 1, but does not explicitly disclose that the first processor and the second processor are communicatively coupled to a shared charge pump.

However, Thompson discloses a similar multi-processor apparatus and further discloses that the processors are communicatively coupled to a shared charge pump(*ie. charge pump circuit*) [column 4, lines 19-59].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize a shared charge pump in the apparatus disclosed by Schier in order or to provide different voltages to the processors and the other modules of the apparatus as suggested by Thompson [column 4, lines 19-59].

**12. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schier (6,907,123) in view of Wasilewski et al. (2002/0094084) and further in view of Davis (6,064,739).**

**Claim 13:** Schier and Wasilewski et al. disclose the apparatus of claim 1, but does not explicitly disclose that the interface processor is a hardware state machine.

However, Davis discloses a similar invention and further discloses utilizing a hardware state machine [column 4, lines 4-11].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention disclosed by Schier and Wasilewski et al. with the features disclosed by Davis in order to meet any particular design requirements such as utilizing a hardware state machine instead of a processor or the like, as suggested by Davis [column 4, lines 4-11].

13. **Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schier (6,907,123) in view of Wasilewski et al. (2002/0094084) and further in view of Joly et al. (7,162,034).**

**Claim 21:** Schier and Wasilewski et al. disclose the method of claim 19, and Schier further discloses that the first processor and the second processor operate independently(*ie. parallel processing capability amongst multiple processors; multiple processing units may perform decryption of a received message using the same or different algorithms simultaneously*) [column 4, lines 14-29], but does not explicitly disclose alternately directing received messages to the first processor and the second processor.

However, Joly et al. discloses a similar invention and further discloses alternately directing received messages to a first and second processor(*ie. processing stages*) [column 3, lines 33-47].

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to further modify the invention disclosed by Schier and Wasilewski et al. with the features disclosed by Joly et al. in order to improve the throughput of encryption/decryption processing, as suggested by Joly et al. [abstract].

#### ***Response to Arguments***

14. Applicant's argument filed March 12<sup>th</sup>, 2008 regarding part of Claim 1 has been fully considered but is not persuasive.

15. **Regarding Claim 1:** The Applicant argues that the Schier reference does not explicitly disclose an interface module which manifests a single virtual processor. However, the Examiner

respectfully disagrees and submits that Schier discloses exemplary embodiments which utilize either a single processing unit or a plurality of processing units in an effort to enhancing the processing throughput of an encryption/decryption device [column 4, lines 14-29]. Furthermore, the Applicant's own specification does not appear to explicitly define a "single virtual processor". Thus, the Examiner respectfully submits that it would be reasonable to for one of ordinary skill in the art to interpret an interface module which "manifests a single virtual processor" as a device with a plurality of processing units that operate together and perform functionally equivalent to a single processing unit.

16. Applicant's arguments with respect to Claims 1, 13, 15, 19, 21, 24 and 25 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to EDWARD ZEE whose telephone number is (571)270-1686. The examiner can normally be reached on Monday through Thursday 9:00AM-5:00PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Y. Vu can be reached on (571) 272-3859. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EZ  
June 30, 2008  
/KimYen Vu/  
Supervisory Patent Examiner, Art Unit 2135